
SLLS104I - DECEMBER 1990 - REVISED SEPTEMBER 2004

- Meets or Exceeds the Requirements of ANSI TIA/EIA-422-B, TIA/EIA-423-B, and ITU Recommendation V.10 and V.11
- Low Power, I_{CC} = 10 mA Typ
- ±7-V Common-Mode Range With ±200-mV Sensitivity
- Input Hysteresis . . . 60 mV Typ
- t_{nd} = 17 ns Typ
- Operates From a Single 5-V Supply
- 3-State Outputs
- Input Fail-Safe Circuitry
- Improved Replacements for AM26LS32
- Available in Q-Temp Automotive
 - High Reliability Automotive Applications
 - Configuration Control/Print Support
 - Qualification to Automotive Standards


description/ordering information

The AM26C32 is a quadruple differential line receiver for balanced or unbalanced digital data transmission. The enable function is common to all four receivers and offers a choice of active-high or active-low input. The 3-state outputs permit connection directly to a bus-organized system. Fail-safe design specifies that if the inputs are open, the outputs always are high.

AM26C32C... D, N, OR NS PACKAGE AM26C32I... D, N, NS, OR PW PACKAGE AM26C32Q...D PACKAGE AM26C32M...J OR W PACKAGE



AM26C32M . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

The AM26C32 devices are manufactured using a BiCMOS process, which is a combination of bipolar and CMOS transistors. This process provides the high voltage and current of bipolar with the low power of CMOS to reduce the power consumption to about one-fifth that of the standard AM26LS32, while maintaining ac and dc performance.

The AM26C32C is characterized for operation from 0°C to 70°C. The AM26C32I is characterized for operation from –40°C to 85°C. The AM26C32Q is characterized for operation from –40°C to 125°C. The AM26C32M is characterized for operation over the full military temperature range of –55°C to 125°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLLS104I - DECEMBER 1990 - REVISED SEPTEMBER 2004

description/ordering information (continued)

ORDERING INFORMATION

TA	PACKA	GE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP (N)	Tube of 25	AM26C32CN	AM26C32CN
000 1- 7000	0010 (P)	Tube of 40	AM26C32CD	AAA000000
0°C to 70°C	SOIC (D)	Reel of 2500	AM26C32CDR	AM26C32C
	SOP (NS)	Reel of 2000	AM26C32CNSR	26C32
	PDIP (N)	Tube of 25	AM26C32IN	AM26C32IN
	0010 (D)	Tube of 40	AM26C32ID	AAA000001
-40°C to 85°C	SOIC (D)	Reel of 2500	AM26C32IDR	AM26C32I
	SOP (NS)	Reel of 2000	AM26C32INSR	26C32I
	TSSOP (PW)	Tube of 90	AM26C32IPW	26C32I
-40°C to 125°C	SOIC (D)	Tube of 40	AM26C32QD	AM26C32QD
	CDIP (J)	Tube of 25	AM26C32MJ	AM26C32MJ
-55°C to 125°C	CFP (W)	Tube of 150	AM26C32MW	AM26C32MW
	LCCC (FK)	Tube of 55	AM26C32MFK	AM26C32MFK

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.


FUNCTION TABLE (each receiver)

DIFFERENTIAL	ENA	BLES	OUTPUT					
INPUT	G	G	Υ					
	Н	Х	Н					
V _{ID} ≥ V _{IT+}	Х	L	Н					
., ., .,	Н	Х	?					
$V_{IT-} < V_{ID} < V_{IT+}$	Х	L	?					
	Н	Х	L					
V _{ID} ≤ V _{IT} –	Х	L	L					
X	L	Н	Z					

H = high level, L = low level, X = irrelevant Z = high impedance (off), ? = indeterminate




logic diagram (positive logic)



Pin numbers shown are for the D, J, N, NS, PW, and W packages.

schematics



SLLS104I - DECEMBER 1990 - REVISED SEPTEMBER 2004

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC} (see Note 1)		7 V
Input voltage range, V _I : A or B inputs		
G or \overline{G} inputs		$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Differential input voltage range, V _{ID}		–14 V to 14 V
Output voltage range, V _O		\cdot . -0.5 V to V _{CC} + 0.5 V
Output current, IO		±25 mA
Package thermal impedance, θ_{JA} (see Notes 2 and 3):	D package	73°C/W
	N package	67°C/W
	NS package	64°C/W
	PW package	108°C/W
Operating virtual junction temperature, T _J		150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10		
Storage temperature range, T _{stg}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential output voltage, V_{OD}, are with respect to network GND. Currents into the device are positive and currents out of the device are negative.
 - 2. Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	V
VIH	High-level input voltage		2			V
VIL	Low-level input voltage				0.8	V
VIC	Common-mode input voltage				±7	V
loh	High-level output current				-6	mA
loL	Low-level output current				6	mA
		AM26C32	0		70	
TA		AM26C32	-40		85	00
	Operating free-air temperature	AM26C32	Q –40		125	°C
		Л –55		125		



electrical characteristics over recommended ranges of $V_{\text{CC}},\ V_{\text{IC}},$ and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST C	TEST CONDITIONS			MAX	UNIT
.,	Differential least blak threeholders have	$V_O = V_{OH}(min),$	$V_{IC} = -7 \text{ V to } 7 \text{ V}$			0.2	.,
V _{IT+}	Differential input high-threshold voltage	$I_{OH} = -440 \mu A$	$V_{IC} = 0 \text{ to } 5.5 \text{ V}$			0.1	V
V	Differential input law throughold valtage	V _O = 0.45 V,	$V_{IC} = -7 \text{ V to } 7 \text{ V}$	-0.2‡			V
V _{IT} _	Differential input low-threshold voltage	IOL = 8 mA	$V_{IC} = 0 \text{ to } 5.5 \text{ V}$	-0.1‡			V
V _{hys}	Hysteresis voltage (V _{IT+} – V _{IT} –)				60		mV
VIK	Enable input clamp voltage	$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA			-1.5	V
Vон	High-level output voltage	$V_{ID} = 200 \text{ mV},$	$I_{OH} = -6 \text{ mA}$	3.8			V
VOL	Low-level output voltage	$V_{ID} = -200 \text{ mV},$	$I_{OL} = 6 \text{ mA}$		0.2	0.3	V
loz	Off-state (high-impedance state) output current	$V_O = V_{CC}$ or GND			±0.5	±5	μΑ
1.	Line import assument	V _I = 10 V,	Other input at 0 V			1.5	A
l _l	Line input current	$V_{I} = -10 \text{ V},$	Other input at 0 V			-2.5	mA
Ι _{ΙΗ}	High-level enable current	V _I = 2.7 V				20	μΑ
IIL	Low-level enable current	V _I = 0.4 V				-100	μΑ
rį	Input resistance	One input to ground	I	12	17		kΩ
ICC	Supply current	V _{CC} = 5.5 V			10	15	mA


switching characteristics over recommended ranges of operation conditions, C_L = 50 pF (unless otherwise noted)

	PARAMETER	TEST		M26C320 M26C32			M26C320 M26C32N		UNIT
		CONDITIONS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	
tPLH	Propagation delay time, low- to high-level output	Can Figure 4	9	17	27	9	17	27	ns
t _{PHL}	Propagation delay time, high- to low-level output	See Figure 1	9	17	27	9	17	27	ns
^t TLH	Output transition time, low- to high-level output	0 5 4		4	9		4	10	ns
tTHL	Output transition time, high- to low-level output	See Figure 1		4	9		4	9	ns
tPZH	Output enable time to high level	See Figure 2		13	22		13	22	ns
tPZL	Output enable time to low level	See Figure 2		13	22		13	22	ns
t _{PHZ}	Output disable time from high level	Saa Figura 2		13	22		13	26	ns
tPLZ	Output disable time from low level	See Figure 2		13	22		13	25	ns

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.


[†] All typical values are at V_{CC} = 5 V, V_{IC} = 0, and T_A = 25°C. ‡ The algebraic convention, in which the less positive (more negative) limit is designated minimum, is used in this data sheet for common-mode

PARAMETER MEASUREMENT INFORMATION



NOTE A: C_L includes probe and jig capacitance.

Figure 1. Switching Test Circuit and Voltage Waveforms



NOTES: A. C_L includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle \leq 50%, $t_f = t_f = 6$ ns.

Figure 2. Enable/Disable Time Test Circuit and Output Voltage Waveforms





PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
5962-9164001Q2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
5962-9164001QEA	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
5962-9164001QFA	ACTIVE	CFP	W	16	1	TBD	A42 SNPB	N / A for Pkg Type
AM26C32CD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
AM26C32CDBLE	OBSOLETE	SSOP	DB	16		TBD	Call TI	Call TI
AM26C32CDE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
AM26C32CDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
AM26C32CDRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
AM26C32CN	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
AM26C32CNE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
AM26C32CNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
AM26C32CNSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
AM26C32ID	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
AM26C32IDBLE	OBSOLETE	SSOP	DB	16		TBD	Call TI	Call TI
AM26C32IDE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
AM26C32IDG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
AM26C32IDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
AM26C32IDRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
AM26C32IDRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
AM26C32IN	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
AM26C32INE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
AM26C32INSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
AM26C32INSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
AM26C32IPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
AM26C32IPWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
AM26C32IPWR	ACTIVE	TSSOP	PW	16	2000		CU NIPDAU	Level-1-260C-UNLIM
AM26C32IPWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM



PACKAGE OPTION ADDENDUM

24-Oct-2006

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
AM26C32MFKB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
AM26C32MJB	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
AM26C32MWB	ACTIVE	CFP	W	16	1	TBD	A42 SNPB	N / A for Pkg Type
AM26C32QD	ACTIVE	SOIC	D	16	40	TBD	CU NIPDAU	Level-1-220C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in

a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F16)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F16 and JEDEC MO-092AC



FK (S-CQCC-N**)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AC.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated